

TITLE OF THE INVENTION
PHOTOELECTRIC CONVERSION DEVICE, FOCUS DETECTION
DEVICE, METHOD OF CONTROLLING THESE DEVICES, AND
STORAGE MEDIUM

5

BACKGROUND OF THE INVENTION

The present invention relates to a photoelectric
conversion device applied to photographing equipment
10 such as a still camera, video camera, and the like,
various observation apparatuses, and the like, its
control method, a focus detection device, and a storage
medium which computer-readably stores processing steps
of implementing the control method of the photoelectric
15 conversion device and focus detection device.

Conventionally, various types of so-called
auto-focus (AF) cameras, which detect the focus state of
an object, and automatically focus on the object by
changing the moving distance of the photographing lens
20 in correspondence with the detected focus state, have
been proposed.

Such AF cameras and the like use the method of
detecting the focus state by, e.g., forming an object
image on a photoelectric conversion element (to be
25 referred to as a sensor hereinafter) formed by a
plurality of photoelectric conversion pixels (to be

simply referred to as pixels hereinafter), and performing predetermined arithmetic processing for a plurality of pixel signals output from the sensor.

In this method, in order to accurately detect the focus states of objects having various luminance levels (e.g., from a high-luminance object to low-luminance one), the amplification factor (to be referred to as a gain hereinafter) upon reading signals, and the charge accumulation time of the sensor must be appropriately controlled.

This is because if the level of an image signal of an object formed by a plurality of pixel signals (to be referred to as a video signal hereinafter) is too high, it exceeds the dynamic range of a pixel signal that can be processed by the apparatus, and the video signal becomes different from an actual one, thus impairing precision. By contrast, if the level of the video signal is too low, noise components increase relatively, and may impair precision.

Fig. 8 shows a photoelectric converter 500 which controls the read gain of pixel signals and the charge accumulation time in a sensor 54.

This photoelectric converter 500 comprises a sensor 54 constructed by a plurality of pixels, a peak detection circuit 53 for detecting and outputting a maximum accumulated charge amount during charge

accumulation on the sensor 54, a memory 52 for receiving and holding pixel signals upon completion of charge accumulation on the sensor 54, a counter 55, a level output circuit 56 for outputting a level value selected
5 from a plurality of level values in accordance with the count value of the counter 55, a comparator 57 for comparing the outputs from the level output circuit 56 and peak detection circuit 53, and outputting the comparison result, and a read amplifier 58 for
10 outputting the pixel signals held in the memory 52 with the gain corresponding to the count value of the counter 55.

Note that the respective units of the photoelectric converter 500 are controlled by a controller 51, which
15 especially controls charge accumulation on the sensor 54.

More specifically, as shown in Fig. 9, the controller 51 outputs a reset signal rst to the sensor 54 and counter 55 (step S501).

In response to this signal, charges on all the
20 pixels of the sensor 54 are initialized, and the counter 55 is reset to an initial value "0" (count = 0).

After that, charge accumulation on the sensor 54 is actually started.

Subsequently, the controller 51 sets its internal
25 timer at an initial value "0" (timer = 0), thus starting time measurement of the charge accumulation (step S502).

The controller 51 checks if the timer value timer of the internal timer has exceeded a maximum accumulation time Etime (step S503).

If "timer \geq Etime", the controller 51 determines
5 the end of charge accumulation, and outputs a signal trans indicating this to the sensor 54. In response to this signal, charges accumulated on the individual pixels of the sensor 54 are transferred as pixel signals to the memory 52, thus ending charge accumulation on the
10 sensor 54 (step S508).

On the other hand, if "timer < Etime" in step S503, the controller 51 checks if an output signal comp from the comparator 57 is "1", i.e., if an output signal c_level of the level output circuit 56 is larger than an
15 output signal p_out of the peak detection circuit 53 (step S504).

If "comp \neq 1", the flow returns to step S503 to repeat the subsequent processing steps.

Note that the output signal c_level of the level
20 output circuit 56 will be described in detail later.

If "comp = 1" in step S504, the controller 51 checks if the internal timer value timer has exceeded an intermediate accumulation time Htime (step S505).

As a result of checking, if "timer \geq Htime", the
25 flow advances to step S508, thus ending charge accumulation on the sensor 54.

However, if "timer < Htime" in step S505, the controller 51 checks if the count value count of the counter 55 is "3" (step S506).

If "count = 3", the flow advances to step S508,
5 thus ending charge accumulation on the sensor 54.

On the other hand, if "count \neq 3" in step S506, the controller 51 outputs a signal up_c to the counter 55.

In response to this signal, the count value count of the counter 55 is counted up (step S507).

10 After that, the flow returns to step S503 to repeat the subsequent processing steps.

Charge accumulation control of the sensor 54 is done in this way, and the read of pixel signals held in the memory 52 after completion of charge accumulation is
15 controlled by a signal shift output from the controller 51.

With this control, pixel signals s_out read out from the memory 52 are multiplied by the gain by the read amplifier 58, and are output from an output
20 terminal Vout.

At this time, the read amplifier 58 multiplies the pixel signals s_out from the memory 52 by the gain in accordance with the count value count of the counter 55.

The charge accumulation time of the sensor 54 is
25 controlled by switching the output signal c_level of the level output circuit 56.

The charge accumulation time and the output signal c_level of the level output circuit 56 will be described below with reference to Figs. 10A and 10B.

In the following description, assume that the level
5 output circuit 56 has four level values "level1.0" to "level1.3", and selectively outputs one of these level values in accordance with the count value count of the counter 55.

In Figs. 10A and 10B, the abscissa plots the charge
10 accumulation time, and the ordinate plots the values of the output signal c_level of the level output circuit 56 and the output signal p_out of the peak detection circuit 53.

Fig. 10A shows a case wherein the object is
15 relatively bright, and the peak output of each pixel signal, i.e., the output signal p_out of the peak detection circuit 53 rises quickly. Fig. 10B shows, contrary to Fig. 10A, a case wherein the object is relatively dark, and the peak output of each pixel
20 signal rises slowly.

(Case of Fig. 10A)

When charge accumulation is started, since the count value count of the counter 55 is initialized (step S501), the output signal c_level of the level output
25 circuit 56 changes to "level1.0".

When the charge accumulation time (timer value

timer of the internal timer) has reached "A-1", the output signal p_out of the peak detection circuit 53 exceeds the output signal c_level of the level output circuit 56. As a result, when the output signal comp of the comparator becomes "1", the count value count of the counter 55 is counted up (steps S503 to S507). Since the counted-up count value count is supplied to the level output circuit 56, the output signal c_level of the level output circuit 56 changes to "level1.1".

10 Similarly, when the charge accumulation time has reached "A-2", the count value count of the counter 55 is counted up, and the output signal c_level of the level output circuit 56 changes to "level1.2".

15 Also, when the charge accumulation time has reached "A-3", the count value count of the counter 55 is counted up, and the output signal c_level of the level output circuit 56 changes to "level1.3".

20 When the charge accumulation time has reached "A-4", since the count value count of the counter 55 is "3", charge accumulation on the sensor 54 ends (the flow advances to step S508 as a result of checking in step S506).

(Case of Fig. 10B)

25 When the charge accumulation time has reached "B-1" and "B-2", the count value count of the counter 55 is counted up, and the output signal c_level of the level

output circuit 56 changes from "level1.0" to "level1.1" and from "level1.1" to "level1.2", in the same manner as in "A-1" to "A-3" mentioned above.

When the charge accumulation time has reached "B-3",
5 if it has exceeded the intermediate accumulation time due to the slowly rising output signal p_out of the peak detection circuit 53, charge accumulation on the sensor 54 ends (the flow advances to step S508 as a result of checking in step S506).

10 In this way, by switching the output signal c_level of the level output circuit 56 among four levels, the charge accumulation time is controlled in correspondence with the object condition, e.g., so that a sufficiently long charge accumulation time is assured when the object
15 is light, or the charge accumulation time is prevented from becoming excessively long when the object is dark.

The gain of the read amplifier 58 is controlled in accordance with the count value count of the counter 55, and as a consequence, since the gain of the read
20 amplifier 58 is controlled in accordance with the peak output (p_out) of each pixel signal, pixel signals can always be read out while effectively using the dynamic range of pixel signals that can be processed by the apparatus.

25 However, when the aforementioned conventional photoelectric converter 500 is applied to a multi-point

AF camera which can effect the AF function at a plurality of distance measurement points, the arrangement including the comparator 57 and the like shown in Fig. 8 must be provided for each of all the
5 distance measurement points. As a result, the circuit scale becomes huge, and the area of an IC chip increases.

In order to solve such problem, a method of dividing a single sensor into regions in units of distance measurement points, and controlling the charge
10 accumulation time by a single controller while sequentially scanning the respective regions is proposed.

With this method, multi-point AF can be realized by a reasonable chip size while suppressing an increase in IC chip area.

15 However, in this method, when a pixel signal is read out from each region and is then compared to control the charge accumulation time of the region (sensor) of each distance measurement point, it is intermittently checked for a certain region during
20 charge accumulation if charge accumulation is to end.

When such method is used in the photoelectric converter 500 shown in Fig. 8, since the output signal c_level of the level output circuit 56 is "level1.0" immediately after the beginning of charge accumulation,
25 the count value count of the counter 55 becomes "3" for a high-luminance object which makes the output signal

p_out of the peak detection circuit 53 rise rapidly, and charge accumulation ends. For this reason, much time is required, and the charge accumulation time cannot be appropriately controlled. As a result, since the level
5 of the video signal of an object exceeds the dynamic range, the obtained image may be distorted. Also, in recent AF cameras, since the number of points for detecting the focus state (to be referred to as distance measurement points hereinafter) in the frame gradually
10 is increasing like 3, 4, 5, ..., the photographer need not change framing upon photographing after he or she sets a principal object in the frame at each distance measurement point and then focuses on the principal object, thus improving operability.

15 In order to further improve operability, the number of distance measurement points is preferably increased.

On the other hand, the focus state at each distance measurement point is detected by forming an object image on a photoelectric conversion device (to be referred to
20 as a sensor hereinafter) formed by a plurality of pixels, and arithmetically processing pixel signals output from the sensor. In such case, more accurate focus detection can be attained with increasing level of an image signal defined by the pixel signals. However, when the level of
25 the image signal is too high and exceeds the dynamic range that can process pixel signals, the image signal

becomes different from an actual one, thus impairing precision.

Hence, it is a common practice to use an accumulation sensor, and to appropriately control its
5 accumulation time.

When there are a plurality of distance measurement points, the accumulation time of a region corresponding to each distance measurement point is independently controlled. A circuit for appropriately controlling the
10 accumulation time has a large scale, and when the number of distance measurement points is increased, the circuit scale of the sensor including a control circuit is huge. To prevent such problem, the present applicant has proposed a method of controlling the accumulation time
15 using a single controller while dividing a photoelectric conversion element into regions in units of distance measurement points, and sequentially scanning the regions.

However, with this method, since scanning is done
20 all the time during accumulation, many noise components are produced, thus impairing precision. Also, the consumption currents increase, thus wasting energy.

This problem can be solved by slow scanning. However, upon focus detection for a high-luminance
25 object image, the image signal may exceed the dynamic range while scanning in units of regions, and precision

may be impaired. Hence, it is hard to attain a small circuit scale and accurate focus detection at the same time.

5

SUMMARY OF THE INVENTION

The present invention has been made in consideration of the above-mentioned problems, and has as its object to provide a photoelectric conversion device which can always perform charge accumulation control independently of the object types to read pixel signals by effectively using the dynamic range, can attain accurate auto-focus, and can realize them without increasing the circuit scale and cost, its control method, a focus detection device, and a storage medium which computer-readably stores processing steps of implementing the control method of the photoelectric conversion device.

It is another object of the present invention to provide a low-cost, precise photoelectric conversion device and focus detection device, their control method, and a storage medium.

In order to solve the above-mentioned problems and to achieve the objects, the first aspect of a photoelectric conversion device according to the present invention is characterized by the following arrangement.

That is, photoelectric conversion device

comprising:

photoelectric conversion means including a
photoelectric conversion element constructed by a
plurality of pixels on a semiconductor substrate; and
5 storage means for storing predetermined control
information arranged on the same semiconductor substrate.

The second aspect of a photoelectric conversion
device according to the present invention is
characterized by the following arrangement.

10 That is, a photoelectric conversion device
comprises photoelectric conversion means including a
photoelectric conversion element constructed by a
plurality of pixels, and storage means for storing
predetermined control information, read means for
15 amplifying an accumulated charge signal of the
photoelectric conversion element with a predetermined
amplification factor, and reading out the amplified
signal, and control means for controlling the
amplification factor of the read means on the basis of
20 the control information stored in the storage means.

The first aspect of a method of controlling a
photoelectric conversion device according to the present
invention is characterized by the following arrangement.

That is, a method of controlling charge
25 accumulation of a photoelectric conversion element
constructed by a plurality of pixels, comprises the

control step of reading out control information from a
memory corresponding to the photoelectric conversion
element, and controlling the charge accumulation of the
photoelectric conversion element on the basis of the
5 control information.

The second aspect of a method of controlling a
photoelectric conversion device according to the present
invention is characterized by the following arrangement.

That is, a method of controlling operation for
10 reading out an accumulated charge signal from a
photoelectric conversion element constructed by a
plurality of pixels while applying the signal with a
predetermined amplification factor, comprises the
control step of reading out control information from a
15 memory corresponding to the photoelectric conversion
element, and controlling the amplification factor on the
basis of the control information.

The third aspect of a photoelectric conversion
device according to the present invention is
20 characterized by the following arrangement.

That is, a photoelectric conversion device
comprises a plurality of photoelectric conversion
elements, which are divided into a plurality of regions,
accumulation start means for making the photoelectric
25 conversion elements in the plurality of regions start
accumulation, monitoring means for monitoring and

outputting accumulation states of the photoelectric conversion elements in the respective regions in turn, determination means for comparing each of the monitor outputs output in turn with a predetermined value to
5 determine if the accumulation of the photoelectric conversion element in the region corresponding to the monitor output is to end, and accumulation end means for, when the determination means determines that the accumulation is to end, ending the accumulation of the
10 photoelectric conversion element in the region corresponding to the monitor output, and the monitoring means monitors and outputs the accumulation states in the respective regions at a predetermined time interval in turn, and makes the predetermined time interval
15 different between a timing immediately after the beginning of the accumulation and a timing a certain period of time after the beginning of the accumulation.

The first aspect of a focus detection device according to the present invention is characterized by
20 the following arrangement.

That is, a photoelectric conversion device comprises a plurality of photoelectric conversion elements, which are divided into a plurality of regions, accumulation start means for making the photoelectric
25 conversion elements in the plurality of regions start accumulation, monitoring means for monitoring and

outputting accumulation states of the photoelectric conversion elements in the respective regions in turn, determination means for comparing each of the monitor outputs output in turn with a predetermined value to
5 determine if the accumulation of the photoelectric conversion element in the region corresponding to the monitor output is to end, accumulation end means for, when the determination means determines that the accumulation is to end, ending the accumulation of the
10 photoelectric conversion element in the region corresponding to the monitor output, pixel read means for reading out pixels of the respective divided regions, and detection means for performing focus detection of an object by calculating pixel signals read out by the
15 pixel read means, and the monitoring means monitors and outputs the accumulation states in the respective regions at a predetermined time interval in turn, and makes the predetermined time interval different between a timing immediately after the beginning of the
20 accumulation and a timing a certain period of time after the beginning of the accumulation.

The third aspect of a method of controlling a photoelectric conversion device according to the present invention is characterized by the following arrangement.

25 That is, in a method of controlling a photoelectric conversion device which comprises a plurality of

photoelectric conversion elements, which are divided
into a plurality of regions, accumulation start means
for making the photoelectric conversion elements in the
plurality of regions start accumulation, monitoring
5 means for monitoring and outputting accumulation states
of the photoelectric conversion elements in the
respective regions in turn, determination means for
comparing each of the monitor outputs output in turn
with a predetermined value to determine if the
10 accumulation of the photoelectric conversion element in
the region corresponding to the monitor output is to end,
and accumulation end means for, when the determination
means determines that the accumulation is to end, ending
the accumulation of the photoelectric conversion element
15 in the region corresponding to the monitor output, the
monitoring means monitors and outputs the accumulation
states in the respective regions at a predetermined time
interval in turn, and makes the predetermined time
interval different between a timing immediately after
20 the beginning of the accumulation and a timing a certain
period of time after the beginning of the accumulation.

The first aspect of a method of controlling a focus
detection device according to the present invention is
characterized by the following arrangement.

25 That is, in a method of controlling a focus
detection device which comprises a plurality of

photoelectric conversion elements, which are divided
into a plurality of regions, accumulation start means
for making the photoelectric conversion elements in the
plurality of regions start accumulation, monitoring
5 means for monitoring and outputting accumulation states
of the photoelectric conversion elements in the
respective regions in turn, determination means for
comparing each of the monitor outputs output in turn
with a predetermined value to determine if the
10 accumulation of the photoelectric conversion element in
the region corresponding to the monitor output is to end,
accumulation end means for, when the determination means
determines that the accumulation is to end, ending the
accumulation of the photoelectric conversion element in
15 the region corresponding to the monitor output, pixel
read means for reading out pixels of the respective
divided regions, and detection means for performing
focus detection of an object by calculating pixel
signals read out by the pixel read means, the monitoring
20 means monitors and outputs the accumulation states in
the respective regions at a predetermined time interval
in turn, and makes the predetermined time interval
different between a timing immediately after the
beginning of the accumulation and a timing a certain
25 period of time after the beginning of the accumulation.

The first aspect of a storage medium according to

the present invention is characterized by the following arrangement.

That is, a storage medium stores a control program for controlling a photoelectric conversion device which
5 comprises a plurality of photoelectric conversion elements, which are divided into a plurality of regions, accumulation start means for making the photoelectric conversion elements in the plurality of regions start accumulation, monitoring means for monitoring and
10 outputting accumulation states of the photoelectric conversion elements in the respective regions in turn, determination means for comparing each of the monitor outputs output in turn with a predetermined value to determine if the accumulation of the photoelectric
15 conversion element in the region corresponding to the monitor output is to end, and accumulation end means for, when the determination means determines that the accumulation is to end, ending the accumulation of the photoelectric conversion element in the region
20 corresponding to the monitor output, and the control program has a code of the step of controlling the monitoring means to monitor and output the accumulation states in the respective regions at a predetermined time interval in turn, and to make the predetermined time
25 interval different between a timing immediately after the beginning of the accumulation and a timing a certain

period of time after the beginning of the accumulation.

The second aspect of a storage medium according to the present invention is characterized by the following arrangement.

5 That is, a storage medium stores a control program for controlling a focus detection device which comprises a plurality of photoelectric conversion elements, which are divided into a plurality of regions, accumulation start means for making the photoelectric conversion
10 elements in the plurality of regions start accumulation, monitoring means for monitoring and outputting accumulation states of the photoelectric conversion elements in the respective regions in turn, determination means for comparing each of the monitor
15 outputs output in turn with a predetermined value to determine if the accumulation of the photoelectric conversion element in the region corresponding to the monitor output is to end, accumulation end means for, when the determination means determines that the
20 accumulation is to end, ending the accumulation of the photoelectric conversion element in the region corresponding to the monitor output, pixel read means for reading out pixels of the respective divided regions, and detection means for performing focus detection of an
25 object by calculating pixel signals read out by the pixel read means, and the control program has a code of

the step of controlling the monitoring means to monitor and output the accumulation states in the respective regions at a predetermined time interval in turn, and to make the predetermined time interval different between a timing immediately after the beginning of the accumulation and a timing a certain period of time after the beginning of the accumulation.

Other objects and advantages besides those discussed above shall be apparent to those skilled in the art from the description of a preferred embodiment of the invention which follows. In the description, reference is made to accompanying drawings, which form a part hereof, and which illustrate an example of the invention. Such example, however, is not exhaustive of the various embodiments of the invention, and therefore reference is made to the claims which follow the description for determining the scope of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing the arrangement of a photoelectric conversion device to which a photoelectric conversion device of the present invention in the first embodiment;

Fig. 2 is a block diagram showing the arrangement of a level output circuit of the photoelectric conversion device;

Fig. 3 is a flow chart for explaining a charge accumulation control program (main processing) executed by a controller of the photoelectric conversion device;

Fig. 4 is a flow chart for explaining a reset
5 program in the charge accumulation control program;

Fig. 5 is a flow chart for explaining a gain determination program in the charge accumulation control program;

50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247

Figs. 13A to 13C are graphs showing the light amount distributions of light that becomes incident on two sensors;

5 Figs. 14A to 14C are graphs showing the relationship between the dynamic range of an A/D converter and the image signal;

Fig. 15 is a view showing distance measurement points in a frame;

10 Fig. 16 is a block diagram showing the electric circuitry of the focus detection device;

Fig. 17 is a block diagram showing the first embodiment of a controller shown in Fig. 16;

Fig. 18 is a flow chart for explaining the operation of the first embodiment;

15 Fig. 19 is a flow chart for explaining the operation of the second embodiment;

Fig. 20 is a block diagram showing another arrangement of the controller shown in Fig. 16; and

20 Fig. 21 is a flow chart for explaining the operation of the third embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiments of the present invention will be described hereinafter with reference to the
25 accompanying drawings.

(First Embodiment)

A photoelectric conversion device according to the present invention is realized by, e.g., a photoelectric conversion device 100 shown in Fig. 1.

5 The photoelectric conversion device 100 is capable of multi-point AF, and comprises a controller 1, a plurality of sensor array blocks 2_1 to 2_n , a level output circuit 3, a buffer 4 with a selection signal, a comparator 5, and a read amplifier 6, as shown in Fig. 1.

10 The plurality of sensor array blocks 2_1 to 2_n are set in correspondence with a plurality of distance measurement points (to be referred to as regions 1 to n hereinafter), and have the same arrangement.

15 For example, the sensor array block 2_1 corresponding to region 1 of regions 1 to n comprises analog switches 11_1 and 12_1 , a buffer 13_1 with a selection signal, a memory 14_1 , a peak detection circuit 15_1 , a sensor 16_1 , and a RAM 17_1 .

The building units of the photoelectric conversion device 100 will be explained below.

20 (Controller 1)

The controller 1 corresponds to control means, and performs operation control of the overall device and, especially, charge accumulation control of the sensor array blocks 2_1 to 2_n .

25 As will be described in detail later, the controller 1 has a program memory 18 which pre-stores a

processing program for performing various kinds of control operations, and when the processing program stored in the program memory 18 is read out and executed by the controller 1, the operation control of the overall device as well as charge accumulation control is executed.

(Sensor Array Blocks 2_1 to 2_n)

The sensor array blocks 2_1 to 2_n correspond to photoelectric conversion means.

For example, in the sensor array block 2_1 , the sensor 16_1 comprises a pair of sensor arrays for phase difference detection, and forms the first image by around 30 to 80 pixels, and the second image by the same number of pixels.

The peak detection circuit 15_1 corresponds to monitor means. The circuit 15_1 detects the maximum accumulated charge amount (the output value of a pixel that exhibits the highest output) during charge accumulation of the sensor 16_1 , and outputs it to the analog switch 12_1 .

At this time, when the analog switch 12_1 is ON in response to a signal $psel_1$ from the controller 1, an output signal p_out from the peak detection circuit 15_1 is output to one input terminal ("+" terminal) of the comparator 5 via the analog switch 12_1 .

The memory 14_1 temporarily holds charges accumulated

on the sensor 16₁ as pixel signals simultaneously with the end of charge accumulation on the sensor 16₁.

At this time, when the analog switch 11₁ is ON in response to a signal sel_1 from the controller 1, since
5 a signal shift output from the controller 1 is supplied to the memory 14₁, pixel signals s_out held on the memory 14₁ are sequentially output to the input terminal of the read amplifier 6 via the analog switch 11₁.

The RAM 17₁ corresponds to storage means, and serves
10 as a memory for storing information (control information) associated with charge accumulation on the sensor 16₁. Upon reception of a signal ltcR_1 from the controller 1, the RAM 17₁ stores the value of a signal Rin from the level output circuit 3 (to be described
15 later). At least the sensor array blocks 2₁ to 2_n and the RAM 17₁ to 17_n are arranged on the same semiconductor substrate.

When the controller 1 supplies a signal rsel_1 to the buffer 13₁ with a selection signal, an output signal
20 Ro from the RAM 17₁ is output as a signal r_out via the buffer 13₁ with a selection signal. The output signal r_out is supplied to the read amplifier 6 and level output circuit 3. Note that the signal r_out is 2-bit data.

25 Since the remaining sensor array blocks 2₂ to 2_n have the same arrangement as that of the aforementioned

sensor array block 2_1 , a detailed description thereof will be omitted.

(Level Output Circuit 3)

The level output circuit 3 corresponds to selection means or determination means, and comprises three resistors r_1 , r_2 , and r_3 , four analog switches 21 to 24, an amplifier 25, a decoder 26, a selector 27, and a counter 28, as shown in, e.g., Fig. 2. The selector 27 receives a signal r_{out} selectively output from the sensor array blocks 2_1 to 2_n (e.g., in the sensor array block 2_1 , the signal r_{out} output from the RAM 17_1 via the buffer 13_1 with a selection signal), and an output signal c_{level} of the amplifier 25 and an output signal c_{out} of the counter 28 determine the outputs from the level output circuit 3. Note that the output signal c_{out} is 2-bit data.

In such level output circuit 3, the three resistors r_1 , r_2 , and r_3 are inserted between two reference potentials $vref1$ and $vref2$, and voltage-divide the two reference potentials $vref1$ and $vref2$ into four voltage values (level values as status information) $level1.3$, $level1.2$, $level1.1$, and $level1.0$, which are output in correspondence with the analog switches 21 to 24.

At that time, one of the analog switch 21 to 24 is turned on depending on the output from the decoder 26, and only the output from the ON analog switch is output

to the input terminal of the amplifier 25. In this way,
one of the four level values level1.3, level1.2,
level1.1, and level1.0 is selected, and the selected
level value is output as a signal c_level from the
5 amplifier 25.

The decoder 26 selects one of the four analog
switches 21 to 24 in accordance with an output signal
sel_out from the selector 27, and outputs a signal for
turning on the selected analog switch. Note that the
10 output signal sel_out is 2-bit data.

The selector 27 selects one of an output signal
c_out from the counter 28 and the signal r_out
selectively output from the sensor array blocks 2_1 to 2_n
upon reception of a signal sel_level from the controller
15 1, and outputs the selected signal as the signal sel_out
to the decoder 26.

The counter 28 initializes its count value to "0"
upon reception of a signal rst_level from the controller
1, and increments its count value upon reception of a
20 signal G_up from the controller 1. The count value of
the counter 28 serves as the signal c_out.

Note that a signal max_level supplied from the
controller 1 to the counter 28 will be explained later.
(Buffer 4 with Selection Signal)

25 The buffer 4 with a selection signal receives the
signal c_out (the count value of the counter 28) from

the level output circuit 3, and outputs the signal c_{out} as a signal Rin to be written in the RAMs 17_1 to 17_n of the sensor array blocks 2_1 to 2_n upon reception of a signal W_{ram} from the controller 1.

5 (Comparator 5)

The comparator 5 corresponds to comparison means, and receives the signal c_{level} (the output from the amplifier 25) from the level output circuit 3, and a signal p_{out} selectively output from the sensor array
10 blocks 2_1 to 2_n (e.g., in the sensor array block 2_1 , a signal p_{out} output from the peak detection circuit 15_1 via the analog switch 12_1). The comparator 5 compares the signals c_{level} and p_{out} , and outputs the comparison result as a signal $comp$ to the controller 1.

15 Note that the output signal $comp$ from the comparator 5 is set at "1" when the signal p_{out} is larger than the signal c_{level} .

The read amplifier 6 corresponds to read means, and receives a signal r_{out} selectively output from the
20 sensor array blocks 2_1 to 2_n (e.g., in the sensor array block 2_1 , a signal r_{out} output from the RAM 17_1 via the buffer 13_1 with a selection signal), and pixel signals s_{out} selectively output from the sensor array blocks 2_1 to 2_n (e.g., in the sensor array block 2_1 , pixel signals
25 s_{out} output from the memory 14_1 via the analog switch 12_1). The read amplifier 6 multiplies each pixel signal

s_out by a gain according to the signal r_out, and outputs it as a signal Vout.

The respective building units of the photoelectric conversion device 100 have been described.

5 The controller 1 which performs the operation control of the entire photoelectric conversion device 100, especially, the charge accumulation control of the sensor array blocks 2_1 to 2_n , will be described in detail below.

10 Note that a control method according to the present invention is executed by the controller 1.

For example, the program memory 18 of the controller 1 stores processing programs according to the flow charts shown in Figs. 3 to 5, and when these
15 processing programs are read out and executed by the controller 1, the following charge accumulation control is done.

(Main Processing: Fig. 3)

20 The controller 1 performs the following reset processing first (step S101).

(Main Processing - Reset Processing: Fig. 4)

The controller 1 outputs a reset signal rst to the sensors 16_1 to 16_n of the sensor array blocks 2_1 to 2_n (step S201).

25 In response to this signal, charges on the sensors 16_1 to 16_n of the sensor array blocks 2_1 to 2_n are cleared,

thus starting actual charge accumulation.

The controller 1 then sets a register value r_{sel} of its internal register (not shown) for sensor array block selection (region selection) at an initial value
5 "1" (step S202).

The controller 1 outputs a signal max_level to the level output circuit 3 (step S203).

In response to this signal, the count value (signal c_out) of the counter 28 in the level output circuit 3
10 is set at "3".

The controller 1 outputs a signal W_ram to the buffer with a selection signal, and outputs signals l_{tcR}_x ($x = 1$ to n) to the RAM 17_x of the sensor array block 2_x selected according to the register value r_{sel}
15 (step S204).

Note that the register value r_{sel} indicates the sensor array block (region) to be selected, and " $x = r_{sel}$ ".

With this signal, the RAM 17_x in the sensor array
20 block 2_x ($x = r_{sel} = 1$ to n) corresponding to the register value r_{sel} stores the output signal c_out (count value = "3") from the level output circuit 3.

The controller 1 checks if the register value r_{sel} is "n", i.e., if "3" is written in the RAMs 17_1 to 17_n in
25 the sensor array blocks 2_1 to 2_n corresponding to all the regions 1 to n (step S205).

If the end of write is not determined in step S205, the controller 1 increments the register value r_{sel} (step S206), and the flow returns to step S204 to repeat the subsequent processes.

5 In this way, "3" is written in the RAMs 17_1 to 17_n in the sensor blocks 2_1 to 2_n corresponding to all the regions 1 to n .

After that, the control returns to the main processing shown in Fig. 3 (step S207).

10 (Main Processing: Fig. 3)

Upon completion of the reset processing in step S101, the controller 1 then sets its internal timer (not shown) at an initial value "0" (timer = 0), thereby starting time measurement of charge accumulation (step
15 S102).

The controller 1 sets the register value r_{sel} of its internal register used in the aforementioned reset processing at an initial value "1" (step S103).

The controller 1 then checks if the timer value
20 timer of the internal timer has exceeded a maximum accumulation time E_{time} (step S104).

If "timer $\geq E_{time}$ ", the flow advances to step S109 (to be described later).

On the other hand, if "timer < E_{time} " in step S104,
25 the controller 1 outputs a signal $psel_x$ to the analog switch 12_x in the sensor array block 2_x selected in

accordance with the register value r_sel .

Also, the controller 1 outputs a signal r_sel_x to the buffer 13_x with a selection signal of in the sensor array block 2_x , and a signal sel_level to the level
5 output circuit 3 (step S105).

In response to these signals, the output signal (maximum accumulated charge amount) of the peak detection circuit 15_x in the sensor array block 2_x is output to one input terminal ("+" terminal) of the
10 comparator 5 as a signal p_out via the analog switch 12_x .

The output from the RAM 17_x in the sensor array block 2_x is supplied as a signal r_out to the read amplifier 6 and level output circuit 3 via the buffer 13_x with a selection signal. In the level output circuit 3,
15 the selector 27 selects the signal r_out , and that selected signal is directly supplied to the decoder 26 as a signal sel_out . The decoder 26 selects one of the four level values $level1.3$, $level1.2$, $level1.1$, and $level1.0$ in accordance with the signal sel_out . The
20 selected level value is output as a signal c_level via the amplifier 25.

Subsequently, the controller 1 checks if the output signal $comp$ from the comparator 5 is "1", i.e., if the output signal (level value) c_level of the level output
25 circuit 3 is larger than the output signal p_out of the peak detection circuit 15_x in the sensor array block 2_x

(step S106).

If "comp = 1", the flow advances to step S109 (to be described later).

On the other hand, if "comp \neq 1" in step S106, the
5 controller 1 checks if the timer value timer of the internal timer reaches an intermediate accumulation time Htime (step S107).

If "timer \neq Htime", the flow advances to step S110 (to be described later).

10 Note that "timer = Htime" means that the timer value timer of the internal timer roughly equals the intermediate accumulation time Htime. The time required for completing gain determination (to be described later) for all the regions can be sufficiently
15 determined to be "timer = Htime".

If "timer = Htime" in step S107, the controller 1 executes the following gain determination (step S108).
(Main Processing - Gain Determination: Fig. 5)

The controller 1 outputs a signal rst_level to the
20 level output circuit 3 (step S301).

In response to this signal, in the level output circuit 3, the count value of the counter 28 is cleared to "0", and its output signal c_out = "0" is output.

The controller 1 checks if the output signal comp
25 of the comparator 5 is "1", i.e., if the output signal c_level of the level output circuit 3 is larger than the

output signal p_out of the peak detection circuit 15_x in the sensor array block 2_x (step S302).

As a result of checking, if "comp \neq 1", the flow advances to step S305 (to be described later).

5 On the other hand, if "comp = 1" in step S302, the controller 1 checks if the output signal c_out from the level output circuit 3 is "3" (step S303).

If "c_out = 3", the flow advances to step S305 (to be described later).

10 If "c_out \neq 3" in step S303, the controller 1 outputs a signal G_up to the level output circuit 3 (step S304).

In response to this signal, in the level output circuit 3, the count value (c_out) of the counter 28 is
15 incremented.

After that, the flow returns to step S302 to repeat the subsequent processes.

If "comp \neq 1" in step S302, or if "c_out = 3" in step S303, the controller 1 outputs a signal W_ram to
20 the buffer 4 with a selection signal, and signals ltcR_x to the RAM 17_x in the sensor array block 2_x (step S305).

In response to these signals, the RAM 17_x in the sensor array block 2_x stores the output signal c_out of the level output circuit 3.

25 After this processing, the control returns to the main processing shown in Fig. 3 (step S306).

As described above, in this gain determination, the gain of the read amplifier 6, i.e., the charge accumulation end level (the output signal c_out of the level output circuit 3) is determined on the basis of the output signal p_out from the peak detection circuit 15_x in the sensor array block 2_x, and the count value (c_out) corresponding to the determined level is written in the RAM 17_x in the sensor array block 2_x.

Since this count value (c_out), i.e., the count value of the counter 28 of the level output circuit 3 is counted up one by one from the initial value "0", the output signal c_level of the level output circuit 3 gradually increases from "level1.0" to "level1.1", from "level1.1" to "level1.2", and so on.

Hence, when "comp = 1" is not detected at "level1.0", since the output signal p_out from the peak detection circuit 15_x is lower than "level1.0", the charge accumulation end level is determined to be "level1.0", and the count value (c_out = 0) corresponding to that level is written in the RAM 17_x.

After "comp = 1" is detected at "level1.0", when "comp = 1" is not detected at "level1.0", since the output signal p_out of the peak detection circuit 15_x falls within the range between "level1.0" and "level1.1", the charge accumulation end level is determined to be "level1.1", and the count value (c_out = 1)

corresponding to that level is written in the RAM 17_x.

Similarly, when the output signal p_{out} falls within the range between "level1.1" and "level1.2", "level1.2" is determined. When the output signal p_{out} falls within the range between "level1.2" and "level1.3", "level1.3" is determined. In each case, the corresponding count value (c_{out} = 2 or 3) is written. (Main Processing: Fig. 3)

On the other hand, if "timer \geq Etime" (the timer value timer of the internal timer has exceeded the maximum accumulation time Etime) in step S104, or if "comp = 1" (the level value c_{level} has exceeded the output signal p_{out} of the peak detection circuit 15_x in the sensor array block 2_x) in step S106, the controller determines the end of charge accumulation, and outputs a signal trans indicating this to the sensor 16_x in the sensor array block 2_x (step S109).

In response to this signal, in the sensor array block 2_x corresponding to the region x, charges accumulated on the respective pixels of the sensor 16_x are transferred as pixel signals to the memory 14_x, thus ending charge accumulation on the sensor 16_x.

After the processing in step S109, or after the aforementioned gain determination (step S108), or if "timer = Htime" is not detected (the timer value timer of the internal timer does not exceed the intermediate

accumulation time Htime), the controller 1 checks if the register value r_sel of the internal register is "n", i.e., if the processes in step S104 to S109 are complete for the sensor array blocks 2_1 to 2_n corresponding to all the regions 1 to n (step S110).

If " $r_sel = n$ " in step S110, the controller 1 resets the register value r_sel of the internal register to "1" to select the sensor array block 2_1 corresponding to the initial region 1, and repeats the processes from step S104.

On the other hand, if " $r_sel \neq n$ ", the controller 1 increments the register value r_sel of the internal register to select the next sensor array block 2_{x+1} corresponding to the next region (x+1) and repeats the processes from step S104.

The charge accumulation control on the sensor array blocks 2_1 to 2_n by the controller 1 has been described.

The operations of the sensor array blocks 2_1 to 2_n by the aforementioned charge accumulation control will be explained below with reference to Figs. 6A and 6B.

In Figs. 6A and 6B, the abscissa plots the charge accumulation time, and the ordinate plots the output signal c_level of the level output circuit 3, and the output signal p_out of the peak detection circuit 15_x in the sensor array block 2_x .

Fig. 6A shows a case wherein the object is

relatively bright, and the peak output of each pixel
signal, i.e., the output signal p_{out} of the peak
detection circuit 15_x of the sensor array block 2_x rises
quickly. Fig. 6B shows, contrary to Fig. 6A, a case
5 wherein the object is relatively dark, and the peak
output of each pixel signal rises slowly.

(Case of Fig. 6A)

When charge accumulation is started, since "3" is
written in the RAMs 17_1 to 17_n in the sensor array blocks
10 2_1 to 2_n corresponding to all the regions 1 to n , the
output signal c_level of the level output circuit 3
indicates "level1.3".

When the output signal p_{out} from the peak
detection circuit 15_x in the sensor array block 2_x
15 corresponding to a certain region x has reached this
"level1.3" (point P_A), the charge accumulation in that
sensor array block 2_x ends.

Note that the same applies to the sensor array
blocks corresponding to other regions.

20 (Case of Fig. 6B)

When charge accumulation is started, since "3" is
written in the RAMs 17_1 to 17_n in the sensor array blocks
 2_1 to 2_n corresponding to all the regions 1 to n , the
output signal c_level of the level output circuit 3
25 indicates "level1.3".

In this case, since the peak output (p_{out}) of each

pixel signal rises slowly, when the charge accumulation time (the timer value timer of the internal timer) has reached the intermediate accumulation time Htime (point P_B1), the gain determination (step S108) shown in

- 5 Fig. 5 is executed to determine the charge accumulation end level (c_level) for the sensor array blocks 2_1 to 2_n corresponding to regions 1 to n.

Referring to Fig. 6B, since the output signal p_out from the peak detection circuit 15_x in the sensor array
10 block 2_x corresponding to a certain region x falls within the range between "level1.1" and "level1.2", c_level is determined to be "level1.2" for this sensor array block 2_x, and this information ("c_out = 2" in this case) is written in the RAM 17_x. When the output signal p_out
15 from the peak detection circuit 15_x has reached "level1.2" (point P_B2), the charge accumulation in that sensor array block 2_x ends.

Note that the charge accumulation end level is determined in each of the sensor array blocks
20 corresponding to regions other than region x, and that information is written in the corresponding RAM. When the peak output has reached the determined charge accumulation completion level, the charge accumulation in that sensor array block ends.

- 25 As described above, according to this embodiment, since information associated with charge accumulation

(in this case, the value (c_out) corresponding to the charge accumulation end level (c_level)) is written in the RAMs 17₁ to 17_n in the sensor array blocks 2₁ to 2_n corresponding to all the regions 1 to n, charge

5 accumulation control of the sensor array blocks 2₁ to 2_n corresponding to regions 1 to n can be independently made.

In addition, since operations such as count-up operation and the like are not done immediately after
10 the beginning of charge accumulation even for a high-luminance object, the image signal of the object can be prevented from exceeding the dynamic range, and the image is never distorted.

Hence, an accurate photoelectric conversion device
15 100 which can always appropriately perform charge accumulation control without increasing the circuit scale even when the number of distance measurement points of multi-point AF is increased, can be provided.
(Second Embodiment)

20 In this embodiment, for example, in the photoelectric conversion device 100 in the first embodiment described above, read control of pixel signals in the read amplifier 6 is performed as follows.

The program memory 18 of the controller 1
25 pre-stores a processing program according to the flow chart shown in Fig. 7, and when this processing program

is read out and executed by the controller 1, the following read control is done.

The controller 1 selects a region from which pixel signals are to be read (in this case, a region x ($x = 1$ to n), and stores a value ($= x$) corresponding to the region x in its internal register. The controller 1 then outputs a signal sel_x to the analog switch 11_x in the sensor array block 2_x .

In this way, in the sensor array block 2_x , pixel signals s_out held in the memory 14_x are ready to be sequentially output to the input terminal of the read amplifier 6 via the analog switch 11_x .

Also, the controller 1 outputs a signal $psel_x$ to the analog switch 12_x in the sensor array block 2_x .

In response to this signal, in the sensor array block 2_x , the output signal p_out from the peak detection circuit 15_x is output to one input terminal ("+" terminal) of the comparator 5 via the analog switch 12_x (step S401).

The controller 1 then executes the gain determination shown in Fig. 5.

In this fashion, the level (the output signal c_level of the level output circuit 3) is determined on the basis of the output signal p_out from the peak detection circuit 15_x in the sensor array block 2_x , and the count value (c_out) corresponding to the determined

level is written in the RAM 17_x in the sensor array block 2_x (step S402).

The controller 1 outputs a signal shift to the memory 14_x in the sensor array block 2_x.

5 In response to this signal, the pixel signals s_{out} held in the memory 14_x are sequentially output to the input terminal of the read amplifier 6 via the analog switch 11_x.

Also, the controller 1 outputs a signal rsel_x to
10 the buffer 13_x in the sensor array block 2_x.

As a result, the value (c_{out}) written in the RAM 17_x is read out as a signal Ro, and is output as a signal r_{out} to the read amplifier 6 via the buffer 13_x with a selection signal.

15 Hence, the read amplifier 6 multiplies each pixel signal s_{out} from the memory 14_x by a gain based on the signal r_{out}, e.g., a gain selected from a plurality of preset gains in accordance with the signal r_{out}, and outputs it from the output terminal Vout (step S403).

20 To restate, according to this embodiment, the gain determination (level determination upon completion of charge accumulation) shown in Fig. 5 is performed immediately before pixel signals are read out. For this reason, even when gain determination cannot be done
25 during charge accumulation by setting a constant charge accumulation time in, e.g., moving body predictive AF,

that gain determination is done immediately before pixel signals are read out, and the pixel signals are read out with the gain obtained as the gain determination result. Hence, an accurate photoelectric conversion device 100
5 which can always appropriately read out pixel signals can be provided.

Note that the present invention is not limited to the aforementioned AF camera, but may be applied to various other apparatuses having a focus detection
10 function.

In the first and second embodiments described above, the output from the peak detection circuit is used in gain determination. However, the present invention is not limited to this. For example, the peak and bottom
15 values may be detected, and a peak-bottom signal obtained by calculating the difference between the peak and bottom values may be used.

In the second embodiment, the first embodiment may be modified to do gain determination immediately before
20 a read when gain determination is disturbed for some reasons.

Note that "some reasons" are, for example:

- the maximum accumulation time E_{time} is short;
- when gain determination is made using a circuit
25 for outputting a peak-bottom difference in place of the peak detection circuit, operation for ending

accumulation is made since the peak output has exceeded a predetermined level; and so forth.

The sensors 16_1 to 16_n in the sensor array blocks 2_1 to 2_n may use any kinds of sensors such as CCDs, CMOS sensors, and the like.

Also, the RAMs 17_1 to 17_n in the sensor array blocks 2_1 to 2_n may use either digital memories or analog memories.

10 (Third Embodiment)

The third embodiment of the present invention will be described hereinafter. Prior to a description of the third embodiment, the principle of a focus detection device will be explained with the aid of Figs. 11 to 15.

15 Fig. 11 shows the cross section of a camera including a focus detection device.

Referring to Fig. 11, reference numeral 701 denotes an objective lens for focusing light originating from an object to be photographed upon photographing; 702, a semi-transparent main mirror for reflecting light rays coming from the objective lens 701; 703, a focus plate placed at the focal point position of the objective lens 701; 704, a pentagonal prism for changing the light ray direction; 705, an eyepiece for the photographer; 706, a sub mirror which operates upon focus detection; 707, a film such as a silver halide film or the like; and 708,

a focus detection device.

In Fig. 11, light coming from an object (not shown) is transmitted through the objective lens 701, and is reflected upward by the main mirror 702 to form an image on the focus plate 703. The image formed on the focus plate 703 is visually observed by the photographer or observer via the eyepiece 705 after being reflected several times by the pentagonal prism 704.

On the other hand, some light components of the light beam that has reached the main mirror 702 are transmitted through the main mirror 702, and are reflected downward by the sub mirror 706 toward the focus detection device 708.

Fig. 12 is an exploded view of only the objective lens 701 and focus detection device 708 in Fig. 11 to explain the principle of focus detection.

In the focus detection device 708 shown in Fig. 12, reference numeral 709 denotes a field mask placed near the prospective focal plane of the objective lens 701, i.e., a plane conjugate with the film surface; 710, a field lens placed near the prospective focal plane; 711, a secondary imaging system built by two lenses 711-1 and 711-2; 712, a photoelectric conversion element including two sensor arrays 712-1 and 712-2 placed behind the two lenses 711-1 and 711-2 in correspondence with these lenses; 713, a stop having two apertures 713-1 and 713-2

formed in correspondence with the two lenses 711-1 and 711-2; and 714, the exit pupil of the objective lens 701, which includes two split zones 714-1 and 714-2.

Note that the field lens 710 has an effect of
5 forming an image in the vicinity of the apertures 713-1 and 713-2 of the stop 713 with respect to the zones 714-1 and 714-2 of the exit pupil 714 of the objective lens 701, and light beams 715-1 and 715-2 transmitted through the two zones 714-1 and 714-2 of the exit pupil
10 714 form light amount distributions on the two sensor arrays 712-1 and 712-2, respectively.

The focus detection device shown in Fig. 12 is of so-called phase difference detection type, and will be described below with reference to the graphs of the
15 light amount distributions formed on the sensor arrays 712-1 and 712-2 in Figs. 13A to 13C.

In Fig. 13A, reference numeral 801 denotes the ordinate of the graph, which plots the light amount intensity. Reference numeral 802 denotes the abscissa of
20 the graph, which plots the distributions of pixels on the sensor arrays 712-1 and 712-2; and 807 and 808, the light intensity outputs (to be referred to as image signals hereinafter) of the pixels. Reference numerals 803 and 804 denote the distributions of the sensor
25 arrays 712-1 and 712-2, which will be referred to as first and second images, respectively, for the sake of

simplicity. Reference numerals 805 and 806 denote the central portions of the individual sensor arrays.

When the image point of the objective lens 701 agrees with the prospective focal plane, the first and
5 second image outputs nearly match each other, as shown in the graph in Fig. 13A.

On the other hand, when the image point of the objective lens 701 is located in front of the prospective focal plane, i.e., when the image point is
10 located on the objective lens 701 side, light amount distributions are formed on the two sensor arrays 712-1 and 712-2 close to each other, as shown in Fig. 13B. By contrast, when the image point of the objective lens 701 is located behind the prospective focal plane, light
15 amount distributions are formed on the two sensor arrays 712-1 and 712-2 separate from each other, as shown in Fig. 13C.

In addition, since the deviation between the light amount distributions formed on the two sensor arrays
20 712-1 and 712-2 has a functional relationship with the defocus amount, i.e., out-of-focus amount of the objective lens 701, the out-of-focus direction and amount of the objective lens 701 can be detected by calculating that deviation using an appropriate
25 arithmetic means. The position of the lens system including the objective lens 701 and the like is moved

in correspondence with the detected direction and amount to make the deviation nearly zero, thus ending focus detection.

Normally, an image signal is obtained by
5 analog-to-digital (A/D) converting analog outputs from the sensor, and is subjected to digital arithmetic processing by an arithmetic unit to perform the aforementioned defocus amount calculations. At this time, to accurately calculate the defocus amounts, it is
10 necessary to execute the accumulation control on the sensor in an appropriate accumulation time, and to read out the analog outputs with an appropriate amplification factor (to be referred to as a gain hereinafter).

Figs. 14A to 14C are graphs for explaining the
15 image signal state that can improve precision.

In Fig. 14A, reference numeral 809 denotes the dynamic range of A/D conversion. When an image signal is read out, as shown in Fig. 14A, since nearly the entire dynamic range of A/D conversion is used, accurate
20 defocus amount calculations can be attained even when noise components are slightly superposed on the image signal.

On the other hand, in Fig. 14B, the image signal exceeds the dynamic range of A/D conversion due to too
25 long an accumulation time or too large a read gain. Hence, a high light-intensity portion of the image

signal is lost as information used in calculation, and errors may be produced in the defocus amount calculations. By contrast, in Fig. 14C, the height of the image signal is very low due to too short an accumulation time or too small a read gain. In this state, the influence of noise superposed on the image signal cannot be ignored, and errors may be produced in the defocus amount calculations again.

Hence, to realize an accurate focus detection device, it is important to appropriately control the accumulation time and read gain.

The principle of the focus detection device has been described.

In a photoelectric conversion device and a focus detection device using the device according to the third embodiment of the present invention, a plurality of focus detection devices equivalent to the above-mentioned one are functionally present in a single camera. For example, even when 55 distance measurement points 902 are present in a frame 901 of an object image obtained by looking into the eyepiece 705 by the photographer (Fig. 15), focus detection can be done in the same principle.

Fig. 16 is a block diagram showing the electric circuit of the focus detection device 708.

Reference numeral 1001 denotes a controller, which

performs accumulation control of a plurality of sensor arrays and read control of an image signal. Reference numerals 1002, 1003, and 1004 denote sensor array blocks corresponding to regions 1, 2, and n (n is an integer
5 equal to or larger than 2), which respectively correspond to the distance measurement points 902 shown in Fig. 15.

In one sensor array block, a pair of sensor arrays for phase difference detection construct a sensor, and
10 detect the first image by around 30 to 80 pixels, and the second image by the same number of pixels. Also, the sensor array block includes a peak detection circuit for detecting the highest output value among the pixels during accumulation, and a memory for temporarily
15 storing photoelectric conversion outputs accumulated on the sensor simultaneously with the end of accumulation.

When an analog switch 1012 is ON, the peak detection circuit outputs the highest output value (p_out) among the pixels to one input terminal of a
20 comparator 1005. The comparator 1005 compares a predetermined voltage VR with the signal p_out, and outputs a signal comp to the controller 1001. The comp signal = "1" is output when the signal p_out is larger than VR, i.e., when accumulation is to end.

25 When an analog switch 1011 is ON, the memory sequentially outputs pixel outputs to the input terminal

of a buffer amplifier 1006 in response to a signal shift from the controller 1001. The buffer amplifier 1006 outputs pixel signals with an appropriate gain via a terminal Vout.

5 When the controller 1001 outputs a signal rst (reset signal), charges on the sensors corresponding to all the regions 1 to n are cleared, thus starting accumulation control for all the regions. The controller 1001 outputs p_{sel_1}, p_{sel_2},... in turn, and after it
10 outputs p_{sel_n} for the n-th region as the last one, the controller 1001 outputs p_{sel_1} again. Since the analog switch 1012 is turned on by the output signal p_{sel_m} (m = 1 to n), peak signals (p_{out}) can be obtained in turn from regions 1 to n. The controller 1001 checks based on
15 the signal comp if the peak signal (p_{out}) from the selected region has exceeded a predetermined level, thus attaining accumulation control, i.e., determining whether or not accumulation of that region is to continue.

20 If the signal comp is "1", the controller 1001 outputs a signal trans_m to stop sensor accumulation for that region, and transfers photoelectric conversion signals of the pixels accumulated on the sensor to the memory. If the signal comp is "0", the controller 1001
25 continues sensor accumulation without transferring signals. Of course, after signals have been transferred

from a given region, that region is not subjected to transfer before the next accumulation.

After the signals are transferred to the memory, a region can be selected by a signal sel_m, and an image output can be read out in response to the signal shift.

(First Embodiment)

The first embodiment of the controller 1001 in Fig. 16 will be described in more detail with the aid of Fig. 17.

10 Reference numeral 1020 denotes a microcomputer (μ COM), which controls the entire electric circuit of the focus detection device 708 (see Fig. 12). Reference numeral 1021 denotes a clock generator for outputting clock signals (clk) at predetermined periods. Reference
15 numeral 1022 denotes a counter for clearing its count value to zero upon reception of a reset signal (RST) from the microcomputer 1020, then counting up the signals clk from the clock generator 1021, and outputting its count value (cnt_value).

20 Reference numeral 1023 denotes an accumulation time memory for storing the accumulation times of the respective regions. Upon reception of the reset signal (RST) from the microcomputer 1020, all the contents of the memory are cleared to zero. Then, upon reception of
25 a signal trans_m corresponding to each region from the microcomputer 1020, the memory 1023 stores cnt_value at

that time in reg_m. In this way, the accumulation times of all the regions can be individually stored. The stored accumulation times are used for noise component correction and the like of an image signal, but since
5 they are not directly related to the present invention, a detailed description thereof will be omitted. At least the sensor array blocks 1002 etc. and the accumulation time memory 1023 are arranged on the same semiconductor substrate.

10 Reference numeral 1024 denotes an input terminal of the signal comp output from the comparator 1005 shown in Fig. 16. As described above, the microcomputer 1020 determines based on the signal comp = "0" or "1" if it outputs a signal trans_m.

15 Reference numeral 1025 denotes a signal rst to be output to the respective regions shown in Fig. 16. The signal rst is used for clearing charges on the sensors in Fig. 16 as well as the counter 1022 and accumulation time memory 1023 in Fig. 17.

20 Reference numerals 1026, 1028, and 1030 denote output terminals of signals trans_m output from the microcomputer 1020 to the sensors shown in Fig. 16. The signals trans_m are used for transferring photoelectrically converted charges from the sensors to
25 the memories in Fig. 16 as well as the control of the accumulation time memory in Fig. 17.

Reference numerals 1027, 1029, and 1031 denote
output terminals of signals `psel_m` output from the
microcomputer 1020 to the analog switch 1012 shown in
Fig. 16. These signals `psel_m` are used for selecting a
5 region which supplies its output value to the comparator
1005 in Fig. 16.

The operation of the microcomputer 1020 will be
described in more detail below with reference to the
flow chart in Fig. 18.

10 If the operation is started in step S700, a signal
`rst` is output (step S701) to clear the counter 1022 and
accumulation time memory 1023, and also clear charges on
the sensors for the respective regions, thus starting
accumulation. Then, "0" is input to an internal register
15 `sel` of the μ COM 1020. The register `sel` selects a region
from which an image output is to be read out.

An internal register `w_cnt` of the μ COM 1020 is
cleared to zero (step S702). The register `w_cnt` is
counted up later and its contents are compared with a
20 predetermined level to produce a wait time.

A signal `clk` is then input, and it is checked if
the signal `clk` has risen from "0" to "1" (step S703). If
YES in step S703, the flow advances to step S704;
otherwise, the control stays step S703.

25 The count value (`cnt_value`) of the counter 1022 is
input (step S704).

If it is determined in step S705 that the count value is smaller than a predetermined level c1, the flow directly advances to step S706 and the subsequent steps.

The register w_cnt is cleared to zero (step S706).

5 In step S707, the value of the register sel is incremented by 1. This operation can execute the accumulation control in turn in units of regions.

If the value of the register sel is larger than n, i.e., if it has exceeded the number of regions of the
10 distance measurement points, "1" is input to the register sel to select region 1 again (steps S708 and S709).

If it is determined in step S708 that the value of the register sel is equal to or smaller than n, a signal
15 psel_m is output (step S710). In response to this signal, the accumulation condition of region m, i.e., the peak value of the photoelectric conversion amounts of the pixels in region m appears as the output p_out.

If it is determined that region m has sufficiently
20 accumulated charges, since the comparator 1005 outputs a signal comp = "1" (step S711), the microcomputer 1020 outputs a signal trans_m to transfer charges on the respective pixels in the sensor of region m to the memory, thus ending accumulation (step S712). After that,
25 the flow returns to step S702. On the other hand, if accumulation is insufficient, since a signal comp = "0"

is output, the flow directly returns to step S702.

On the other hand, if it is determined in step S705 that the count value (cnt_value) is equal to or larger than c1, the flow advances to step S713 to check if the value of the register w_cnt equals a predetermined value c2. If YES in step S713, the flow returns to step S706 to repeat the above-mentioned operations.

On the other hand, if it is determined in step S713 that the value of the register w_cnt has not reached c2 yet, the value of the register w_cnt is incremented by 1 in step S714, and the flow returns to step S703 to wait for the leading edge of the next signal clk.

In this fashion, in the third embodiment, since the cnt_value is small for a while after the beginning of the sensor accumulation, the flow quickly advances from step S705 to step S706 to continuously determine the accumulation amounts in units of regions 1 to n in turn in synchronism with the leading edge of the signal clk. When the cnt_value has exceeded the predetermined value c1 a certain period of time after the beginning of sensor accumulation, since determination of the accumulation amounts in units of regions is stopped unless the count value of the register w_cnt reaches the predetermined value c2, the drive frequency for determining the accumulation amount of the sensor lowers.

With this control, focus detection of a

high-luminance object image can be accurately attained since an image signal can be formed without exceeding the dynamic range, and noise components and consumption currents can be minimized since the overall drive frequency lowers. To restate, according to this embodiment, an accurate, low-cost photoelectric conversion device which is easy to use due to many distance measurement points, and a focus detection device using the device can be realized.

10 (Second Embodiment)

In the second embodiment, the flow chart shown in Fig. 19 replaces that in Fig. 18 in the first embodiment.

The operation of the second embodiment will be described below with reference to Fig. 19.

15 Steps S800 to S803 are the same as steps S700 to S703.

In step S804, the value of the register sel is incremented by 1 as in step S707.

20 If the value of the register sel is equal to or smaller than n, the flow advances to step S810 and the subsequent steps; otherwise, the flow advances to step S806.

In step S806, the count value (cnt_value) of the counter 1022 is input.

25 If it is determined in step S807 that the count value is smaller than the predetermined level c1, the

flow advances to step S808; otherwise, the flow advances to step S813 and the subsequent steps.

In step S808, the register w_cnt is cleared to zero.

In step S809, "1" is input to the register sel to
5 select region 1 again.

Steps S810 to S812 are the same as steps S710 to S712.

If it is determined in step S807 that the count value is equal to or larger than c1, it is checked if
10 the value of the register w_cnt has reached the predetermined value c2 (step S813). If YES in step S813, the flow returns to step S808 to repeat the above-mentioned operations.

If it is determined in step S813 that the value of
15 the register w_cnt has not reached c2, the value of the register w_cnt is incremented by 1 in step S814, and the flow returns to step S803 to wait for the leading edge of the next signal clk.

In this way, in the second embodiment, the flow
20 advances from step S807 to step S808 since the cnt_value is small for a while after the beginning of sensor accumulation to select region 1 soon again even when the control reaches the last region n, and the accumulation amounts are continuously determined in units of regions
25 1 to n in turn in synchronism with the leading edge of the signal clk. When the cnt_value has exceeded the

predetermined value c1 a certain period of time after the beginning of sensor accumulation, the accumulation amounts of the respective regions are continuously determined from regions 1 to n in synchronism with the leading edge of the signal clk. However, upon completion of determination of the accumulation amount of the last region n, wait operation is inserted until the register w_cont is counted up to the predetermined value c2. This also lowers the drive frequency for determining the accumulation amount.

In the second embodiment, substantially the same effects as in the first embodiment can be obtained, and an accurate, low-cost photoelectric conversion device which is easy to use due to many distance measurement points, and a focus detection device using the device can be realized.

(Third Embodiment)

In the third embodiment, the detailed block diagram of the controller 1001 of the first and second embodiments shown in Fig. 17 is modified as shown in Fig. 20, and the flow chart in Fig. 18 or 19 is modified as shown in Fig. 21.

The differences between Figs. 20 and 17 will be explained below. Reference numeral 1032 denotes a divider for frequency-dividing a signal clk from the clock generator 1021 and outputting a signal d_out.

Reference numeral 1033 denotes a selector for selecting one of the signal clk from the clock generator 1021 and the signal d_out from the divider 1032 in accordance with a signal c_sel output from the
5 microcomputer 1020, and outputting the selected signal as a signal c_clk. When c_sel = 0, the signal clk is selected; when c_sel = 1, the signal d_out is selected.

In Fig. 20, the signal c_clk output from the selector 1033 is input to the microcomputer 1020 and
10 counter 1022 in place of the signal clk in Fig. 17.

The operation of the third embodiment will be described below with reference to the flow chart in Fig. 21.

Steps S900 and S901 are the same as steps S700 and
15 S701.

In step S902, the count value (cnt_value) of the counter 1022 is input.

In steps S903 to S905, if the count value is smaller than the predetermined level c1, the output
20 c_sel is set at "0"; if the count value is equal to or larger than c1, the output c_sel is set at "1".

The signal clk is then input and it is checked in step S906 if the signal clk has risen from "0" to "1". If YES in step S906, the flow advances to step S907;
25 otherwise, the control stays step S906.

Steps S907 to S912 are the same as steps S707 to

S712.

In this manner, in the third embodiment, since cnt_value is small for a while after the beginning of sensor accumulation, c_sel is set at "0", and the signal
5 clk is selected as the output signal c_clk from the selector 1033. As a result, since the signal clk is input to both the microcomputer 1020 and counter 1022, regions for determining the accumulation amount are sequentially selected in synchronism with the signals
10 with shorter periods from the clock generator 1021.

By contrast, when cnt_value has exceeded the predetermined value a given period of time after the beginning of accumulation, c_sel is set at "1", and the signal d_out is selected as the output signal c_clk from
15 the sensor 1033. For this reason, the drive frequency of the accumulation control lowers. At the same time, the counter for the accumulation time counts up quickly for a while after the beginning of accumulation, but counting-up slows down soon.

20 The third embodiment can obtain substantially the same effects as in the first and second embodiments, and the flow chart can be simplified, thus reducing the load on software.

Note that the present invention may be applied to
25 modifications or changes of the aforementioned embodiments without departing from the scope of the

invention.

For example, in the above embodiments, the present invention is applied to a camera. However, the present invention is not limited to the camera but may be applied to various other apparatuses having a focus detection function. The drive frequency for determination of the accumulation amount is switched at a given timing after an elapse of a certain accumulation time, but the drive frequency may change continuously and gradually. The above embodiments use the phase difference detection scheme. However, the present invention is not limited to such specific scheme as long as an image signal is read out and is arithmetically processed.

Note that the plurality of photoelectric conversion elements correspond to sensors in the sensor array blocks 1002, 1003, and 1004 shown in Fig. 16, and the plurality of regions correspond to those of the sensor array blocks 1002, 1003, and 1004 shown in Fig. 16 and also to the distance measurement points 902 described above with reference to Fig. 15. The accumulation control means corresponds to the controller 1001 in Fig. 16 and signals psel_m, trans_m, and the like for driving the sensor array blocks 1002, 1003, and 1004, and has been explained by the processes in steps S710 to S712 in Fig. 18.

The accumulation start means corresponds to the signal rst in Fig. 16, the process in step S701 in Fig. 18, or the like.

5 The monitor means corresponds to the signal p_out in Fig. 16, and a determination means has been explained by the output comp from the comparator 1005 in Fig. 16, step S711 in Fig. 18, and the like.

The accumulation end means corresponds to signal trans_m in Fig. 16 and step S712 in Fig. 18.

10 Making the predetermined time interval immediately after the beginning of accumulation different from that a certain period of time after the beginning of accumulation has been explained in the flow chart in Fig. 18.

15 The objects of the present invention are also achieved by supplying a storage medium, which records a program code of a software program that can realize the functions of the host and terminal of the above-mentioned first to third embodiments to a system
20 or apparatus, and reading out and executing the program code stored in the storage medium by a computer (or a CPU or MPU) of the system or apparatus.

In this case, the program code itself read out from the storage medium realizes the functions of the
25 above-mentioned embodiments, and the storage medium which stores the program code constitutes the present

invention.

As the storage medium for supplying the program code, for example, a floppy disk, hard disk, optical disk, magneto-optical disk, CD-ROM, CD-R, magnetic tape,
5 nonvolatile memory card, ROM, and the like may be used.

The functions of the above-mentioned first and second embodiments may be realized not only by executing the readout program code by the computer but also by some or all of actual processing operations executed by
10 an OS or the like running on the computer on the basis of an instruction of the program code.

Furthermore, the functions of the above-mentioned first and second embodiments may be realized by some or all of actual processing operations executed by a CPU or
15 the like arranged in a function extension board or a function extension unit, which is inserted in or connected to the computer, after the program code read out from the storage medium is written in a memory of the extension board or unit.

20 To recapitulate, according to the present invention, storage means (for example, a memory which can read and write information) corresponding to a photoelectric conversion element is used, and charge accumulation in the photoelectric conversion (start and end of charge
25 accumulation, and the like), and the amplification factor (gain) upon reading out pixel signals are

controlled on the basis of control information read out from the storage means. Hence, appropriate charge accumulation can always be done irrespective of the luminance levels of objects, and pixel signals can
5 always be read out with an appropriate gain.

Especially, even when the number of distance measurement points is large in, e.g., a multi-point auto-focus camera, appropriate charge accumulation can always be done, and pixel signals can always be read out
10 with an appropriate gain. In addition, the pixel signals can be read out by effectively using the dynamic range without impairing it. Hence, a low-cost device which can realize accurate auto-focus without increasing its circuit scale can be provided.

15 When the photoelectric conversion element and the corresponding storage means are integrally formed on a single substrate, control efficiency can be improved. Even when the number of distance measurement points is large, a lower-cost device which can improve operability
20 without increasing the circuit scale can be provided. Since the drive frequency for accumulation control is switched between the timing immediately after beginning of accumulation and the timing a certain period of time after the beginning of accumulation, focus detection of
25 even a high-luminance object image can be accurately done since an image signal can be formed without

exceeding the dynamic range. Also, since the overall
drive frequency lowers, noise components and consumption
currents can be minimized. Hence, an accurate, low-cost
photoelectric conversion device which is easy to use due
5 to many distance measurement points, and a focus
detection device using the device can be realized.

The present invention is not limited to the above
embodiments and various changes and modifications can be
made within the spirit and scope of the present
10 invention. Therefore, to apprise the public of the scope
of the present invention the following claims are made.